Total 86 Senior Executive level Art / Design / Entertainment job vacancies in New York

Job responsibilities

1. Responsible for Physical Design for Full chip/Blocks covering Floor planning, Placement, Area Optimization, Clock tree synthesis, Placement optimizations, Routing, Timing Closure, power network design, Voltage drop analysis, RC extraction, etc.

2. Be a highly-valued member of our start-up like team through excellent collaboration and teamwork with other R&D Engineers.

3. Work with Frontend team to understand the RTL design and drive physical aspects early in design cycle for physical design closure.

Job requirements

1. Bachelor's degree or above, major in Microelectronics / Electronic engineering / Communication engineering and other related fields.

2. More than 3 years working experience in layout and wiring of 40 nm and below technology.

3. Able to independently complete the whole chip P&R process and IR_ Drop, STA, low power inspection.

4. Familiar with TCL or Perl and other scripting languages.

5. Familiar with design flows and EDA tool software.

6. Familiar with Sign-off methodology and the use of EDA tool software in STA / power.

Roles and Responsibilities:

• TCAD modeling, simulation, and innovative design of high power electronics devices, as well as device characterization.
• Develop and simulate high power SiC MOSFETs (planar, trench, Super-Junction MOSFET, IGBT) with a blocking voltage exceeding 1.2K using the industry-standard Synopsys/Silvaco simulator.
• Create and simulate practical & efficient junction terminations.
• Model transport and carrier scattering in devices operating under extreme ambient conditions.
• Serve as a valuable resource for colleagues with lesser TCAD power electronics experience and take lead in group projects with managing risks & resource requirements.
• Foster close collaborations with both internal and external customers to fully understand customer issues and requirements.

Job Requirements:

• PhD Degree in Electrical Engineering or related field.
• >2-3 years industrial experience for high power devices design and modeling.
• Thorough understanding of different types of high-voltage, high-power MOSFETs including Planar, Trench, Super-Junction MOSFETs, and IGBTs, with a focus on design and device characterizations.
• Hands-on skill in designing MOSFET/diode layouts.
• Excellent communication skills to effectively engage with customers, address their needs, resolve issues, and meet demands.

• We are a chip design service company invested by an international consortium and founded by a senior chip design technical team.
• The company is headquartered in Singapore and will take root in Singapore for long-term development.
• The company has strong R&D capabilities and its core technical team members all have more than 10 years of experience in chip design.
• We have rich industry experience and deep practical accumulation in ASIC design and business management.

Our office is located in one North and walking distance from MRT.

We Provide competitive salary and compensation package for the right candidate. We are work-life balance and friendly to employees with various benefit.

Job Description：

1. Works with the front-end design team to complete the chip floorplan , clock architecture, and powerplan .

2. Takes charge of the physical design tasks from the Netlist to the GDSII, including P&R, formal verification, static timing analysis, physical verification, power analysis, design for reliability and tapeout.

3. Researches the physical design methodology of advanced process nodes, and builds an automatic physical design platform.

Position Requirements:

1. Holds a bachelor's degree or above in electronic engineering, microelectronics, or computer science.

2. At least 5 years of work experience in the digital backend design field. Hands-on project experience is required. Tapeout experience at advanced technology is prefered. ( for excellect junior candidates with 3+ years experience will be considerated )

3. Those with experience in TCL , Perl or Python script development and familiar with EDA tool design will be plus.

4. Strong communication ability, good confidence and self-movitation.

5. Bilingual and with good teamwork spirit.

6. Salary is negotiable for excellent candidates.

ROLE:
IME is leading the effort to establish the industry leading Silicon Carbide R&D program. This program aims to advance 200mm Silicon Carbide technologies in various areas, such as epitaxy, device design, process integration & fabrication, and power module packaging. The main objective is to drive disruptive innovations in power device research, with a specific focus on >1.2KV power MOSFETs. These innovations are intended to enhance automotive technologies, vehicle electrification, safety measures, sustainable energy grids, and industrial automation. Key aspects to demonstrate for this role include high power device design, novel device concepts, doping design, gate oxidation, and wide-bandgap process simulations. To achieve this, we are seeking individual with extensive industry experience in using Synopsys/Silvaco TCAD simulator, relevant device characterization skills, design simulation development abilities, a willingness to mentor junior staffs, and strong interpersonal skills. The candidate will contribute to the wide-bandgap & Silicon Carbide team by utilizing their device knowledge, guiding team on device characterization, implementing state-of-art Silicon Carbide power MOSFETs (Planar, Trench & Super-Junction), and innovative novel power MOSFETs for future applications.

RESPONSIBILITIES:

• TCAD modeling & simulation, novel high power device design, simulation, and device characterization

• Design and simulate high voltage Silicon Carbide MOSFETs (planar, trench, SJ MOSFET, IGBT) with a blocking voltage of >1.2K using Synopsys/Silvaco simulator

• Design & simulate practical and effective junction terminations

• Provide guidances on device structure, optimizing cell, power/performance analysis, process risk assessment, and recommendations for experimental split and improvement

• Develop and apply fundamental MOS device physics-based TCAD modelling & electric field management to calculate band structure, carrier transport, blocking voltage,
switching properties, and thermal management for vertical power devices in the presence of interface state density, gate oxide defects, and defects in Silicon Carbide

• Model transport and carrier scattering in devices operating in extreme ambient conditions

• Collaborate with diverse teams, including process integration, characterization, and circuit design engineers, to analyze and troubleshoot device-related issues during
development

• Serve as a resource for colleagues with less experience, and lead small projects with manageable risks and resource requirements

• Work closely with both internal and external customers to understand customer issues and align their demands. And grow this wide-bandgap team to ~5 headcounts in the
next 3 years.

JOB REQUIREMENTS:

• PhD in Electrical Engineering or related field

• >10 years industrial experience for high power device design and modeling

• Deep knowledge of high voltage, high power MOSFETs (including Planar, Trench, S-J MOSFETs, and IGBTs) design and device characterization on 4H-SiC & GaN substrates.

• Solid understanding of wide-bandgap semiconductor materials and the strong physics of MOSFET devices

• Ability to teach and transfer knowledge to junior staff members

• Ability to effectively communicate and plan with customers regarding their needs, issues, and demands

As part of IME Integrated Circuit Design and System Department, we are seeking a candidate with relevant experience in analog integrated circuit design. This candidate will contribute to developing analog circuit blocks e.g. low-power operational amplifiers, voltage/current references, and voltage regulators based on thorough topology analysis. This candidate will work closely with other team members for the circuit design, test verification, as well as system integration and validation for a broad range of innovative sensor systems.

Role & Responsibilities

• Circuit schematic design and simulation, layout supervision, pre-tapeout design verification, test plan development and chip measurement
• Work together with teams to investigate novel circuit/system solutions to create new inventions

Requirements

• Bachelor’s / Master’s degree in Electronic Engineering
• Good understanding of CMOS analog IC design methodologies
• Familiar with analog IC design and verification flow
• Industry experience would be a plus
• Familiar with the IC test equipment such as oscilloscope, spectrum analyzer, etc.
• Able to generate high-quality scientific publications and patents
• Team player, quick learner and self-driven

ROLE:
IME is leading the effort to establish the industry leading Silicon Carbide R&D program. This program aims to advance 200mm Silicon Carbide technologies in various areas, such as epitaxy, device design, process integration & fabrication, and power module packaging. The main objective is to drive disruptive innovations in power device research, with a specific focus on >1.2KV power MOSFETs. These innovations are intended to enhance automotive technologies, vehicle electrification, safety measures, sustainable energy grids, and industrial automation. Key aspects to demonstrate for this role include high power device design, novel device concepts, doping design, gate oxidation, and wide-bandgap process simulations. To achieve this, we are seeking individual with extensive industry experience in using Synopsys/Silvaco TCAD simulator, relevant device characterization skills, design simulation development abilities, a willingness to mentor junior staffs, and strong interpersonal skills. The candidate will contribute to the wide-bandgap & Silicon Carbide team by utilizing their device knowledge, guiding team on device characterization, implementing state-of-art Silicon Carbide power MOSFETs (Planar, Trench & Super-Junction), and innovative novel power MOSFETs for future applications.

RESPONSIBILITIES:

• TCAD modeling & simulation, novel high power device design, simulation, and device characterization

• Design and simulate high voltage Silicon Carbide MOSFETs (planar, trench, SJ MOSFET, IGBT) with a blocking voltage of >1.2K using Synopsys/Silvaco simulator

• Design & simulate practical and effective junction terminations

• Provide guidances on device structure, optimizing cell, power/performance analysis, process risk assessment, and recommendations for experimental split and improvement

• Develop and apply fundamental MOS device physics-based TCAD modelling & electric field management to calculate band structure, carrier transport, blocking voltage,
switching properties, and thermal management for vertical power devices in the presence of interface state density, gate oxide defects, and defects in Silicon Carbide

• Model transport and carrier scattering in devices operating in extreme ambient conditions

• Collaborate with diverse teams, including process integration, characterization, and circuit design engineers, to analyze and troubleshoot device-related issues during
development

• Serve as a resource for colleagues with less experience, and lead small projects with manageable risks and resource requirements

• Work closely with both internal and external customers to understand customer issues and align their demands. And grow this wide-bandgap team to ~5 headcounts in the
next 3 years.

JOB REQUIREMENTS:

• PhD in Electrical Engineering or related field

• >10 years industrial experience for high power device design and modeling

• Deep knowledge of high voltage, high power MOSFETs (including Planar, Trench, S-J MOSFETs, and IGBTs) design and device characterization on 4H-SiC & GaN substrates.

• Solid understanding of wide-bandgap semiconductor materials and the strong physics of MOSFET devices

• Ability to teach and transfer knowledge to junior staff members

• Ability to effectively communicate and plan with customers regarding their needs, issues, and demands

Job Description & Requirements:

Responsibilities :

· Develop creative and well thought through design solutions

· Provide concept thinking and analysis for a project being proposed

· Provide necessary presentation materials such as Powerpoint presentation slides, presentation packages etc. to present and sell creative solutions to client.

· Ensure all design changes and solutions are well implemented and coordinated into the project design documentation.

· Monitor design intent progression on site.

· Lead and mentor the Junior designers.

· Assist Associate / Lead Designer or Design Director in managing interior designers' schedule and deliverables.

· Any other ad hoc duties as assigned.

Job Requirements :

· Min 8-10 years' experience in corporate office interior design.

· Bachelor's Degree in Interior Design, Architecture or its equivalent.

· Extensive knowledge of design detailing and construction methodology.

· Strong in conceptual design and space planning skills

· Able to work as part of a team independently; work under pressure and with a sense of urgency to meet tight deadlines.

· Service-oriented with excellent interpersonal,communication and presentation skills.

Proficient in Sketchup, Photoshop, AutoCad and MS Office.

What you will do

• APU Physical Design Implementation for APU partitions focus on MDLA/NDLA n5/n4/n3e/ process
• Physical VerificaTion to deliver clean APU partition gds N5/n4/n3e/ process
• Perform Timing Closure ECO for APU partition including PrimeTime timing check and twk timing ECO

What you bring

• Apr hands on for n5/n4/n3e process using Innovus and Fusion compiler EDA tool
• tcl/csh/perl/bash. programming skill
• Timing Analysis Debugging and Fixing skills
• Experienced N4/N3e process

Location: One North, Singapore

Why MediaTek?

MediaTek Incorporated (TWSE: 2454) is the world’s 5th largest global fabless semiconductor company. Joining MediaTek means becoming part of a team that powers over 2 billion ICs worldwide, enriching and enhancing everyday life. Our chipsets are integral to a wide range of products, from smartphones, mobile devices to home and IoT devices, in entertainment and multimedia products, and provide connectivity and communication solutions that keep people connected with friends and their families with access to online resources. Working at MediaTek offers you the opportunity to contribute to the world through the devices we use in our daily lives – it’s more than just a job, it’s a chance to make a meaningful impact. – Join us now!

What you will do

• Develop and review test plans.
• Develop verification environment/testbench in Module/IP/SOC level.
• Develop verification IP and reference model.
• Implement test with randomization based coverage driven verification methodology.
• Implement functional and functional/code coverage closure.
• Hands-on code/debug with UVM, SystemVerilog, Verilog and SystemC.
• Low Power verification.
• Verification automation flow.

What you will bring

• Bachelor's/Master's Degree in EEE/Computer/IC design/equivalent.
• With IC/ASIC design verification experience on SOC, Ethernet, PCIe, DDR, USB, ARM CPU.
• Strong experience and debugging ability on SystemVerilog/UVM.
• Skilled in Synopsys/Cadence/Mentor Simulator and debugging flow.
• Experience on Low Power and formal verification is a plus.
• Strong in UNIX scripting with Pyhon, Perl, makefile Cshell.
• Fast learner and a good team player.
• Candidates with more years of experience will be considered for a more senior role.

About the team

Our ASIC DV Team focus on developing full and advanced verification methodology IP/SOC. You will have chance to work on challenging projects that attractive and be immersed in leading tech e.g.: WiFi, 5G, AR/VR, AI, Cloud Networking. A comprehensive program for professional development / career growth will be provided to the new joiner and he/she will have chance to learn from the best expert in this area.

In MediaTek, we promote diversity and inclusiveness. Passionate talents who love new challenges and keen on learning new technologies, do send us your cv our way today and join our multicultural team that consists of talents from all over the world!

Key Roles and Responsibilities:

• Attend to event and tour enquiries received online and via hotline.
• Assist with StarTix Website content update.
• Generate sales and ticketing related reports.
• Liaise with the various appointed ticketing agents and event organisers.
• Supporting ticketing and event operation at The Star Theatre.
• Administrative duties, including tickets issuance, tour bookings, casual rostering, and payroll.
• Manage venue’s Lost & Found inventory and reports.
• Assist with planning and execution of FOH’s yearly refresher and recruitment trainings.
• Updating of departmental policies and procedures.
• Procurement of miscellaneous items.
• Work on ad-hoc projects and portfolios tasked.

Requirements

• Relevant working experience in admin, event operations, front-of-house, customer service and/or similar capacity is preferred.
• Tech savvy and comfortable with handling devices.
• Proficiency in Microsoft Office applications.
• Possess good interpersonal and communication skills.
• Able to work in a fast-paced environment and manage a large pool of casuals.
• Must be able to work irregular hours, shift duties and on weekends

About NSING:

As part of Nations Technologies Group, NSING was founded in 2018 in Singapore bringing high-performance semiconductor products and solutions to global semiconductor industry. Our products includes General and Secure MCU, Secure IC for TPM (Trusted Platform Module), Bluetooth Low Energy BLE and BMS (Battery Management System). When you join NSING, you will be part of a talented team in the Singapore R&D Center where we develop high performance MCU targeting for Industrial and Edge AI applications.

Your Role:

As a SoC Design Verification Engineer, you will be you would be part of a passionate team developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C co-simulation, to mixed-signal simulation and formal verification. You will be part of the Singapore team in developing high performance MCU chips.

• Develop detailed verification plans based on design specifications and architectural requirements.
• Create and maintain test benches for complex digital designs using System Verilog and UVM (Universal Verification Methodology).
• Write, debug, and execute test cases to verify functionality, performance, and power consumption of our SoC products.
• Collaborate with design engineers to identify, analyze, and resolve design issues.
• Conduct coverage analysis and drive verification closure to ensure all functional requirements are met.
• Mentor junior verification engineers, providing technical guidance and support.
• Continuously improve verification processes and methodologies to enhance efficiency and effectiveness.
• Participate in design and verification reviews, providing constructive feedback and recommendations.
• Stay updated with the latest industry trends and advancements in verification techniques and tools.

Your Skills and Experiences:

• Education：Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
• Experience: 5 years+ prior industry experience of design verification including significant System Verilog and UVM usage.
• Technical skills:

-Deep knowledge of digital logic design, SOC architecture and microarchitecture

- Proficient in simulation-based verification methodologies and languages such as UVM and System Verilog

- Skilled in developing and maintaining test benches, test cases, and verification environments

- Experience across the full verification cycle from initial planning to final tape out

• Preferred skills:

- Knowledge of low-power design techniques and verification methodologies.

- Knowledge of hardware-software co-simulation mixed-signal verification techniques.

- Knowledge of gate level simulation methodologies.

Other Skills:

• Strong analytical and problem-solving skills, with a keen attention to detail.
• Excellent communication and teamwork skills, with the ability to collaborate effectively in a cross-functional environment.
• Flexibility and adaptability and demonstrates ability to manage multiple tasks and projects, prioritizing effectively to meet deadlines.

The Bioinformatics Institute (BII), Agency for Science, Technology and Research (A*STR) is seeking applications for an outstanding scientist in the field of quantum computing.

The Bioinformatics Institute (BII) is a computational biology research and postgraduate training institute as well as a national resource centre in bioinformatics within the Biomedical Research Council (BMRC) of A*STAR. Our scientists aim to understand the biomolecular mechanisms that underlie biomedical phenomena by developing sophisticated computational methods to support discovery from a secure and sustainable data hub to cross-disciplinary AI/ML analysis and data integration. We analyse a wide spectrum of biological and clinical data, including omics data (biomolecular sequences, expression profiles, epigenetics data), 3D structures of macromolecules, and biological tissue and macroscopic images from local and international academic, hospital and industry collaborators, public resources and also from in-house efforts. The institute has a vibrant and diverse research portfolio that includes infectious diseases, computational toxicology, precision medicine, oncology and drug discovery.

Job scope and responsibilities:

· Lead efforts in using quantum computing to analyze biomolecular and biomedical data (e.g. protein-ligand interactions, molecular docking, protein/RNA folding, molecular dynamics simulations, imaging, spatial ohmics) and couple it with methods such as quantum machine learning, quantum monte carlo etc, contributing to the development of a broader initiative encompassing AI in drug discovery.

· Collaborate closely with scientists within the Bioinformatics Institute, within A*STAR and within the local ecosystem.

· Lead or participate in research grant proposals.

Requirements:

· Minimum PhD in a related field.

· 5 years or more of postdoctoral experience in quantum computing, demonstrating outstanding research outcomes and strong publication records.

· The candidate must have experience in quantum computing software development/applications, especially with NISQ machines.

· Excellent communication (oral and written) and public speaking skills.

· Strong records of strategic thinking ability.

The above eligibility criteria are not exhaustive. A*STAR may include additional selection criteria based on its prevailing recruitment policies. These policies may be amended from time to time without notice. We regret that only shortlisted candidates will be notified.

What you will do

• Develop and review test plans.
• Develop verification environment/testbench in Module/IP/SOC level.
• Develop verification IP and reference model.
• Implement test with randomization based coverage driven verification methodology.
• Implement functional and functional/code coverage closure.
• Hands-on code/debug with UVM, SystemVerilog, Verilog and SystemC.
• Low Power verification.
• Verification automation flow.
  

What you will bring

• Bachelor's/Master's Degree in EEE/Computer/IC design/equivalent.
• With min. 2 years of relevant experience in similar field.
• With IC/ASIC design verification experience on SOC, Ethernet, PCIe, DDR, USB, ARM CPU.
• Strong experience and debugging ability on SystemVerilog/UVM.
• Skilled in Synopsys/Cadence/Mentor Simulator and debugging flow.
• Experience on Low Power and formal verification is a plus.
• Strong in UNIX scripting with Pyhon, Perl, makefile Cshell.
• Fast learner and a good team player.
• Candidates with more years of experience will be considered for a more senior role.

About the team

Our ASIC DV Team focus on developing full and advanced verification methodology IP/SOC. You will have chance to work on challenging projects that attractive and be immersed in leading tech e.g.: WiFi, 5G, AR/VR, AI, Cloud Networking. A comprehensive program for professional development / career growth will be provided to the new joiner and he/she will have chance to learn from the best expert in this area.In MediaTek, we promote diversity and inclusiveness. Passionate talents who love new challenges and keen on learning new technologies, do send us your cv our way today and join our multicultural team that consists of talents from all over the world!

What you will do

• APU Physical Design Implementation for APU partitions focus on MDLA/NDLA n5/n4/n3e/ process
• Physical VerificaTion to deliver clean APU partition gds N5/n4/n3e/ process
• Perform Timing Closure ECO for APU partition including PrimeTime timing check and twk timing ECO

What you bring

• Apr hands on for n5/n4/n3e process using Innovus and Fusion compiler EDA tool
• tcl/csh/perl/bash. programming skill
• Timing Analysis Debugging and Fixing skills
• Experienced N4/N3e process

AEDAS is a leading global design practice dedicated to creative excellence and diversity in the built environment. We are a global platform for the most talented architects and designers, focused upon delivering locally-celebrated solutions for cities, communities and clients. Our global network of 11 offices forms a diverse staff base with skills across all sectors in architecture, interior design, building consultancy, master planning, landscape and urban design.

To support our continuous growth and expansion in Asia, AEDAS Singapore is seeking a committed candidate for the following position:

Hospitality Interior Designer/ Senior Interior Designer/ FFE Designer

We are searching for a dynamic, creative, and dedicated Hospitality Interior Designer to join our talented team.The ideal candidate will have a passion for creating memorable and immersive experiences through innovative design concepts. As a hospitality industry designer, you will collaborate with cross-functional teams to develop unique and engaging designs that enhance the guest experience and reflect the brand identity of our clients in the hospitality sector. Your principal duty will be to improve, make functional, and visually attractively design our facilities to provide our guests with a memorable hospitality experience.

Responsibilities:

· Conceptualize and develop interior design concepts for various hospitality projects including hotels, restaurants, resorts, spas, etc

· Create detailed design presentations, mood boards, and renderings to communicate design concepts effectively to clients and project stakeholders.

· Collaborate with architects, engineers, and other design professionals to ensure that design concepts are aligned with project requirements and feasibility.

· Research current trends, materials, and finishes relevant to the hospitality industry to incorporate innovative design elements into projects.

· Develop comprehensive design specifications, including furniture, fixtures, and equipment (FF&E), and coordinate procurement and installation processes.

· Conduct site visits and assessments to evaluate existing conditions and ensure that design concepts are implemented according to specifications and quality standards.

· Participate in client meetings, presentations, and design charrettes to gather feedback, address concerns, and refine design concepts throughout the project lifecycle.

· Stay informed about industry regulations, building codes, and ADA requirements related to hospitality design to ensure compliance and safety.

· Manage project timelines, budgets, and resources effectively to deliver projects on schedule and within budget constraints.

· Foster positive relationships with clients, vendors, and contractors to facilitate smooth project execution and ensure client satisfaction.

Requirements & Attributes:

· Bachelor’s Degree in Interior Design, Architecture, or related field

· Minimum of 7 years’ experience in a similar role

· Experience in project liaison is essential

· Proven experience in hospitality design

· Knowledge of building codes and interior design principles

· Excellent decision-making skills especially when under pressure

· Superior communication, presentation, project management, and leadership abilities

· Proficiency in software such as AutoCAD, SketchUp, 3D Max, Illustrator, Photoshop, etc

Application Process:

Please submit a copy of your design poftfolio and updated CV including your current salary, expected salary and notice period to daisy.sim@aedas.com.